



United Business Media

MEMS' Olympic moment 22

EE Times


THE NEWSWEEKLY
FOR THE
CREATORS OF
TECHNOLOGY

ISSUE 1538 MONDAY, AUGUST 18, 2008 WWW.EETIMES.COM

Will Memristors be irresistible?

Transistors,
capacitors
and inductors
were. Can the
fourth passive
circuit element
launch the next
revolution?

30



Fluid mechanics gives
U.S. swim team a kick

9



Video: Dell eyes solid-
state drives for servers

14



A TechInsights Publication®
 (516) 562-5000 Fax: (516) 562-5325;
 Online: www.eetimes.com

CEO, TECHINSIGHTS

Paul Miller
 (415) 947-6631 pmiller@techinsights.com

VICE PRESIDENT/PUBLISHER

David Blaza
 (415) 947-6929 dblaza@techinsights.com

VICE PRESIDENT, GLOBAL BUSINESS DEVELOPMENT/EDITORIAL DIRECTOR

Richard Wallace
 (212) 600-3353 rwallace@techinsights.com

EDITOR IN CHIEF

Junko Yoshida
 (516) 562-5642 jyoshida@techinsights.com

U.S. NEWS DIRECTOR

George Leopold
 (516) 562-5090 gleopold@techinsights.com

MANAGING EDITOR, OPERATIONS

Amy Lipton
 (516) 562-5843 alipton@techinsights.com

ART DIRECTOR

Debee Rommel, (516) 562-5280 drommel@techinsights.com

SEMICONDUCTORS EDITOR

Mark LaPedus, (408) 238-6840 mlapedus@techinsights.com

COMPUTING, MEDICAL DEVICES EDITOR

Rick Merritt, (408) 930-7372 rbmerritt@techinsights.com

DESIGN + PRODUCTS SECTION EDITOR/RESEARCH, TEST EDITOR

Nicolas Mokhoff, (516) 562-5625 nmokhoff@techinsights.com

BUSINESS EDITOR

Bolaji Ojo, (610) 279-2071 bojo@techinsights.com

CONTRIBUTORS

Loring Wirbel, DIRECTOR, EE TIMES MARKET INTELLIGENCE UNIT
 (719) 481-1317 lwirbel@techinsights.com

David Carey, END-SYSTEMS ANALYSIS
 (512) 338-3654 dcarey@portelligent.com

R. Colin Johnson, TECHNOLOGY
 (971) 570-4162 rcj@spiritone.com

K.C. Krishnadas, INDIA CORRESPONDENT
 kckrishnadas@yahoo.com

Patrick Mannion, EDITORIAL DIRECTOR, TECHONLINE
 (516) 562-5060 pmannion@techinsights.com

Richard Nass, EDITORIAL DIRECTOR, EMBEDDED SYSTEMS
 (201) 288-1904 rnass@techinsights.com

Gregory Quirk, SEMICONDUCTOR ANALYSIS
 (613) 599-6500 gregoryq@semiconductor.com

Bill Schweber, PLANET ANALOG SITE EDITOR
 (781) 839-1248 bschweber@techinsights.com

eePRODUCTCENTER ONLINE

Ismini Scouras, (347) 312-3162 ismini.scouras@gmail.com
 Gina Roos, (207) 989-2368 gmroos@aol.com

EE TIMES EUROPE

Peter Clarke, LONDON; EUROPEAN NEWS DIRECTOR
 (011) 44 20 7254 7360 pclarke@techinsights.com

John Walko, LONDON EDITOR
 (011) 44 20 7921 8271 jwalko@techinsights.com

Christoph Hammerschmidt, MUNICH EDITOR
 (011) 49 89 44 45 02 09 chammerschmidt@techinsights.com

Anne-Françoise Pelé, PARIS EDITOR
 (011) 33 1 73 28 17 76 afpele@techinsights.com

Jean-Pierre Joosting, BRUSSELS EDITOR
 (011) 32 2 740 0056 joosting@electronics-express.com

Henri Arnold, BRUSSELS EDITOR
 (011) 32 2 740 0054 harnold@techinsights.com

Colin Holland, LONDON EDITOR
 (011) 44 20 8319 1324 cholland@techinsights.com

Erik Boman, STOCKHOLM; EDITOR, ELEKTRONIK INORDEN
 (011) 46 8 445 20 81 erik@elinor.se

ART/PRODUCTION

Mara Cruz, ART DIRECTOR, ONLINE

SUBSCRIPTION SERVICES

(800) 577-5356; Fax (847) 763-9606,
 www.subscribeetimes.com

UNITED BUSINESS MEDIA LLC

Scott Mozarsky, CHIEF OPERATING OFFICER
 David Wein, CHIEF FINANCIAL OFFICER
 Anne Marie Miller, CORPORATE SENIOR VICE PRESIDENT, SALES
 Marie Myers, SENIOR VICE PRESIDENT, MANUFACTURING
 Pat Nohilly, SENIOR VICE PRESIDENT, STRATEGIC DEVELOPMENT
 AND BUSINESS ADMINISTRATION
 Alexandra Raine, SENIOR VICE PRESIDENT, COMMUNICATIONS

Copyright® 2008 All Rights Reserved

Printed in the USA
 United Business Media LLC, 600 Community Drive,
 Manhasset, N.Y. 11030



OPINION

- 4** Commentary: Elusive zero-parameter parts within reach
- 6** Commentary: Are AMD fabs up for grabs?
- 86** Last Word: Open-source collaboration gains traction

NEWS OF THE TIMES

- 9** High-tech fluid mechanics aid Olympic swimmers
- 12** SanDisk ponders NAND flash demand-supply conundrum
- 14** Solid-state drives make inroads at Dell, Micron
- 18** First 3-D chip ready for debut courtesy of BeSang

GLOBAL WATCH

- 22** MEMS makes 'waves' at the Beijing Olympics
- 27** Sony to mass-produce FED panels using nano-Spindts

COVER STORY

- 30** Memristors need killer apps HP is offering RRAMs, but which other applications will propel memristors into the mainstream nearly 40 years after their invention?

INTELLIGENCE

- 37** Researchers aim to harness ocean energy

DESIGN + PRODUCTS

- 45** NAND flash memory subsystem design solutions
- 51** Under the Hood: Improved ARM core, other changes in TI mobile app processor
- 57** Planet Analog: Design a laser-diode driver for range-finder applications
- 65** Flexible screens emerge
- 66** Better memory management in multifunction devices

ELECTRONIC ENGINEERING TIMES (ISSN #0192-1541) is published weekly, except 3 issues in December (51 issues) by United Business Media Ltd., 600 Community Drive, Manhasset N.Y. 11030 and is free to qualified engineers and managers involved in engineering decisions. One year subscription rates for others: United States \$280; and Canada \$324. Return undeliverable Canadian addresses to APC Postal Logistics, LLC, P.O. Box 503 RPO W Beaver Cre, Rich-Hill ON L4B 4R6. Registered for GST as United Business Media Ltd. GST#R13288078, Customer Number 2116057, Agreement Number 40011901. Annual air mail rates to Europe/Mexico, Central/South America, Africa \$449; Asia, Australia and New Zealand \$518. Mail subscription with check or money order in US Dollars to ELECTRONIC ENGINEERING TIMES, 600 Community Drive, Manhasset, NY 11030 Circulation Dept. Periodicals postage paid at Manhasset, N.Y. and additional mailing offices. POSTMASTER Send address changes to ELECTRONIC ENGINEERING TIMES, P.O. Box 2164, Skokie, IL 60076. Please address subscription, inquiries, editorial copy and advertising to ELECTRONIC ENGINEERING TIMES, 600 Community Drive, Manhasset, N.Y. 11030. Copyright 2008 by United Business Media Ltd. All rights reserved.





IC
DEVELOPMENT

BeSang 3-D wafer reflecting image of the clean room in which it was processed

BeSang debuts first 3-D chip

By R. Colin Johnson

THE WORLD'S FIRST 3-D chip process is ready for licensing from the fabless semiconductor design house BeSang Inc.

BeSang fabricated demonstration chips with 128 million vertical transistors for memory bit cells above the control logic. The chips were designed at the National Nanofab Center (Daejeon, South Korea) and Stanford Nanofab (Palo Alto, Calif.). BeSang said its process, which is protected by more than 25 patent applications, will allow flash, DRAM and SRAM to be placed atop logic, microprocessor cores and systems on chip (SoCs).

BeSang claims it achieved 3-D by fabricating logic circuitry using a high-temperature process on the bottom and by fabricating memory circuitry using a low-temperature process on top of the logic. By placing logic and memory on different layers of the same 3-D chip, BeSang's process packs in more die per wafer, which translates into lower costs per die.

"BeSang was founded five years ago to work on 3-D IC technology [and] has introduced a single-chip 3-D IC process that is ready for commercialization,"

said Sang-Yun Lee, founder and CEO of the Beaverton, Ore., company.

At BeSang ("flying high" in Korean) Lee perfected the first true 3-D IC process with former Samsung engineer Junil Park, developer of the first atomic layer deposition tool for high-k dielectrics. Because the new IC processing technique does not stack dies, the company claims normal cooling techniques will work because its slightly thicker 3-D chips generate no additional heat.

A new logic arrangement

Current planar (2-D) chips that contain memory must surround their memory arrays with logic circuitry to address bits and to perform logic functions. Placing memory and logic alongside each other forces the use of long interconnection lines between the two.

BeSang, on the other hand, placed logic circuitry on the bottom layer and the memory bit cells on the higher layers of the 3-D chip, enabling very compact designs with very short interconnection lines between them.

"Systems-on-chip puts logic alongside memory on the same chip, but

have had to compromise on performance since both were fabricated with the same process," said Simon Sze, who co-invented the floating-gate transistor for nonvolatile memory cells in 1967 at Bell Labs. Sze is now a professor at the National Chiao Tung University in Taiwan.

"By putting the memory devices on top of the logic devices, using separately optimized processes, BeSang is increasing density without compromising performance," he said.

BeSang's process works by first fabricating the logic on one wafer with normal vias and interconnection layers. Then memory devices are fabricated separately on a donor wafer, and the two wafers are aligned and bonded to form a single 3-D unit.

Because logic and memory are processed on different wafers, both can use normal 850-degree Celsius processes that have been separately optimized. The two wafers are then sent to another line, where they are precisely aligned and bonded using a proprietary low-temperature, 400-degree Celsius process.

The donor wafer essentially contains one vertically oriented bit cell, which, after bonding, is etched into millions of pillar-shaped transistors that control individual bit cells. The final step interconnects the individual bit cells and caps the 3-D wafer with final metallization layers.

"The cost of BeSang's 3-D chips should be much lower, because you are reducing the overall chip area by putting all your logic in one process on the bottom wafer, putting all of your memory, using a different process, on the top wafer, and using the conventional vias to interconnect them," Sze predicted.

Demonstration chips were processed on 8-inch wafers using 180-nanometer CMOS technologies. ■